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Abstract 
In this paper we describe opto-electronic properties of 200 dpi 3-
a-Si:H TFT voltage-driven AM-PLEDs. In this display design the 
output current level drifts induced by either process variations or 
device aging can be reduced by adjusting the driver a-Si:H TFT 
operating point with the active resistor.  Our first green light-
emitting AM-PLED prototype had brightness of 50 cd/m2 and fill 
factor of about 45%. 
1. Introduction 
Active-matrix organic light-emitting displays (AM-OLEDs)  
are emerging as new flat panel display technology that one day 
could replace the active-matrix liquid-crystal displays (AM-
LCDs). This new flat panel display technology has attributes such 
as high brightness, high contrast ratio, paper-like viewing angle, 
low power consumption, light weight, low fabrication cost, and 
the possibility of being integrated with the flexible substrates. 
To achieve a low fabrication cost it is believed that the 
hydrogenated amorphous silicon (a-Si:H) thin-film transistor 
(TFT) active-matrix arrays should be combined with the organic 
light-emitting devices (OLEDs) [1-4]. It is also expected that in 
the near future a-Si:H TFTs mature technology could challenge 
today’s poly-Si TFT AM-OLEDs [5-8].  
The challenge for a-Si:H TFT technology lies in its relatively 
low current output and large device parameter shifts over time 
(bias stress induced effects [11]), under OLED illumination (light 
induced effects [12]) and with the operating temperature (thermal 
effects [13]). 
However, the improved OLED efficiency [4, 9] combined with 
a-Si:H TFT high field-effect mobility [10], and proper pixel 
electrode circuits design  and driving schemes could allow for a-
Si:H technology to overcome its limitations with respect to AM-
OLEDs.    
In this paper, we describe fabrication and properties of 200 dpi 
3-a-Si:H TFTs voltage-driven active-matrix organic polymer 
light-emitting display (AM-PLED). 
2. 3-a-Si:H TFT pixel electrode circuit 
The 3-a-Si:H TFT pixel electrode circuit shown in Fig. 1 has 
five components: CST, a storage capacitor; T1, a switching TFT; 
T2, an active resistor (AR); T3, a constant current driver TFT; and 
a PLED, an organic polymer light-emitting device. In this display 
the pixel is selected through the switching transistor while the 
scan voltage (VSCAN) is “high”. While VSCAN stays high, the 
switching TFT turns on, and then the data voltage, VDATA, is 
transferred and stored in the storage capacitor providing the turn-
on signal to the gate electrode of the driver TFT, Fig. 2. This 
selecting operation of each pixel occurs during a very short period 
of time, called scan period. Usually this scan period is defined by 
the number of rows of the display. For instance, 21.7 and 16.3 
µsec are the scan periods for SVGA and XGA displays operated 
at 60 Hz, respectively. In order to fully charge the storage 
capacitor up to the data voltage level, the speed of the switching  
 
 
TFT is important. Depending on the data voltage level which is 
applied to gate electrode of the driver TFT, the driver a-Si:H TFT 
provides the corresponding continuous current (output current, 
IOUT) to the PLED, Figs. 1 and 2. For specific current level, the 
PLED will emit light with corresponding brightness level. Hence, 
the maximum brightness of the PLED depends on the current 
capacity of the driver TFT and the external luminance efficiency 
of the PLED [9].  
 
Fig. 1.  Schematic diagram of 3-a-Si:H TFT pixel electrode 
circuit. 
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Fig. 2. An example of the voltage-driving scheme used for 200 
dpi 3-a-Si:H TFTs AM-PLED. 
An example of pixel driving scheme is shown in Fig. 2. In this 
specific case, the VSCAN was 18 V and VDD 20 V. The VDATA 
ranging from 0 to 15 V was maintained in CST during the retention 
period. The IOUT was maximum 1.3 㯀A and minimum 4 pA when 
PLED was ON and OFF, respectively.      
The Iout at anode (ITO is positively biased) electrode will 
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establish an electrical potential difference between ITO and 
cathode electrode (Ca/Al is negatively biased). Established 
electrical field will induce electron injection into and extraction 
from cathode and anode into lowest unoccupied molecular orbital 
(LUMO) and highest occupied molecular orbital (HOMO) levels 
of the polymer, respectively. The process of removal of a negative 
charge (electron) from HOMO level leaves a positive charge (or 
hole) in the band. This process can be referred to as a “hole 
injection” into polymer HOMO levels. Under the influence of an 
electrical field, the oppositely charged radicals (anions and 
cations) will drift toward each other from polymer chain to 
polymer chain. Finally, when they combine on a single conjugated 
segment, singlet and triplet excitonic states are formed, of which 
the singlets can radiatively decay with the emission of visible 
green light that we measured. The intensity of this light 
(luminance) will depend on VDATA, Fig. 8.   
An example of measured a-Si:H TFT driver characteristics and 
calculated load-lines with (VAR + VPLED) and without (VPLED) 
active resistor (AR) are shown in Fig. 3. The crossing point 
between ID-VDS and load-lines represent output current (IOUT) of 
the pixel electrode circuit. By adding an active resistor the output 
current level is reduced but better control of the pixel circuit is 
realized. In our pixel electrode circuit an active resistor forces the 
a-Si:H TFT driver to operate in linear regime for VDATA larger 
than 5 V, Fig. 3 [9]. In this operating regime the output current 
level drifts associated with the a-Si:H TFT driver and PLED 
characteristics shifts can be reduced in comparison with the a-
Si:H TFT driver operating in saturation regime. Since the active 
resistor shares a high-voltage drop (VDD) with the driving TFT 
and PLED, any reduction in IOUT will be reflected by a voltage 
increase at node A (VA=VDD-VAR where VAR is the voltage drop 
across the active resistor), Fig. 1.  As VA increases, VDS of T3 
increases, resulting in an increase of IOUT. This represents partial 
compensation for an initial IOUT decrease that can be optimized for 
a given pixel electrode circuit design. In our initial not fully 
optimized case the simulated output current drifts were 6, 14, and 
28 % for VDATA of 5, 10, and 15 V, respectively. The operating 
point (and output current level) of the pixel electrode circuit can 
be optimized through optimization of active resistor dimensions 
(W/L) [9], [14-18].  
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Fig.  3.  The load-lines of 3- a-Si:H TFT pixel circuit for 
VDD=20V. The open symbol and solid line represent the load-
line with (VAR+VPLED) and without (VPLED) active resistor. 
The variation of the output current of the pixel electrode circuit 
with VGS of the driver TFT is shown in Figure 4; and the top-view 
of fabricated single pixel electrode circuit is shown in Figure 5 
(inset). VSCAN of 20 V and VDD ranging from 10 to 35 V were 
applied during output current measurements. The current density 
between 2 and 50 mA/cm2 was achieved for the pixel electrode 
aperture ratio of 45 % and the PLED area of 7500 µm2. The 
simulated curves are also shown in Figure 4 for VDATA ranging 
from 0 to 15 V; in this case, µFE of 0.5 cm2/V·sec and VT of 1.76 
V were used. The measured and simulated current-voltage transfer 
characteristics showed similar behavior with a small deviation. 
Based on our pixel electrode circuit performance, the output 
current density up to 100 mA/cm2 can be achieved.  
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Fig.  4. Measured (symbol-lines) and simulated (solid-lines) 
pixel electrode output current versus input data voltage 
characteristics (VDATA = VGS + VOLED). 
2. 3-a-Si:H TFT 200 dpi AM-PLED 
A. Design and fabrication 
To demonstrate an application of the above pixel circuit in an 
AM-PLED, we have fabricated a small size (1.27cm x 1.27cm) 
display as an engineering demonstration unit, Fig. 5. In this AM-
PLED the active-resistor had a channel width of 15µm, and the 
driving and switching TFTs had channel widths of 105 and 30µm, 
respectively, with the same channel length of 10µm. The storage 
capacitance was 0.4pF. The top- and cross-section views of the 
200 dpi AM-PLED backplane are shown in Fig. 5. The inset 
shows a blow-up of single pixel electrode circuit and its cross-
section view. The light is emitted from the back side of the 
display through the glass substrate.  
First, a chromium (Cr) gate electrode was defined on a Corning 
1713 glass substrate (mask #1). Then the n+-a-Si:H / a-Si:H / 
a-SiNx:H layers were deposited by plasma-enhanced chemical 
vapor deposition (PECVD) in a single pump down at a substrate 
temperature of 300°C. The active area for the TFT channel was 
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defined with RIE etching using CCl2F2 and O2 gas mixture (mask 
#2). The gate contact was opened through a-SiNx:H layer in 
buffered hydro-fluoric acid (mask #3). A Mo source/drain metal 
layer was deposited by DC magnetron sputtering at room 
temperature. The Mo source/drain electrodes were defined by wet 
etching, and the TFT channel etch-back of the n+ a-Si:H using 
RIE method followed the source/drain patterning without 
additional photo mask. This step needs to be carefully optimized 
for the control of a-Si:H TFT OFF-current. Then, the Mo 
source/drain electrodes were planarized with spin-cast BCB which 
was cured in a furnace at 250°C in nitrogen ambient. The BCB 
layer was opened for anode contact with RIE etching using CF4 
and O2 gas mixture (mask #5). An ITO (PLED anode) layer was 
deposited by DC magnetron sputtering at room temperature, and 
then cured in a furnace at 250°C in nitrogen ambient. The anode 
electrode was defined in a mixture of HCl, nitric acid, and DI 
water (mask #6). The typical thickness of each layer was 3000Å 
for Cr, 3000Å for a-SiNx:H, 1500Å for a-Si:H, 300Å for 
n+ a-Si:H, 1000Å for Mo, 3000Å for BCB, and 1000Å for ITO. 
 
Fig. 5.  Top view of 200 dpi AM-PLED backplane. Inset 
shows single pixel circuit and the cross-section of active-
matrix schematics. 
 
Once the active-matrix array was fabricated, the backplane was 
cleaned in isoprophyl alcohol (IPA) and then, exposed to UV-
ozone for 10min. Then a hole injection layer (HIL) was spin-
coated and cured at 90°C for 20min. in a vacuum oven. A light 
emissive layer (LEL) was spin-coated over the HIL and cured at 
90°C for 60min. in a vacuum oven. Poly(3,4-ethylene 
dioxythiophene) (PEDOT) doped with poly(styrenesulfonate) 
(PSS) and green light-emitting poly (fluorene) copolymer were 
used for HIL and LEL materials, respectively. Finally, a 
calcium/aluminum bi-layer cathode was thermally evaporated 
through a shadow mask without breaking vacuum under ~10-6 
Torr. Our display is a common-cathode type, in which the cathode 
electrodes for each pixel are all connected together during the 
display operation. In addition, since the organic polymer active 
layers (HIL/LEL) in our prototype are not defined, we used swab 
tips soaked with solvent to remove the active layer on top of 
electrical contact leads around the display. 
B. Opto-electronic properties 
The test unit was operated to illuminate the whole display 
without packaging and driver electronics, Fig. 6. Overall the light 
intensity among pixels across the display was uniform due to the 
planarization of the active-matrix arrays, Fig. 7. However, there 
are a few line defects of the VDD bus or data signal bus lines and 
some pixel defects with bright spots, Fig. 6.  
  
 
Fig. 6.  Top-view of illuminated 200 dpi AM-PLED. The 
bright area on the left is glare from the light. 
 
 
Fig. 7.   Details of 200 dpi AM-PLED. The PLED is about 
120 µm x 62.5 µm for pixel size of 127 µm x 127 µm.  
The opto-electrical characteristics of 200 dpi AM-PLED have 
been measured using an integrating sphere and a calibrated photo-
detector connected to a radiometer (International Light IL1700). 
The display was mounted on the input port of the integrating 
sphere and the total luminous flux was measured. This method 
ensured accurate measurement in spite of the small display size 
(1.27 cm×1.27 cm) [19].  
For a real display operation, it is required that scanning signals 
are consecutively applied to every scan line and corresponding 
data signals are applied to each data line. However, in our case, 
we simultaneously applied a constant DC signal (30 V) to all the 
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scan lines and various constant DC signals (0 to 30 V) to all the 
data lines. The data voltage was applied using a programmable 
voltage source (Keithley 230) and the current flow through the 
PLED was measured by inserting an electrometer (Keithley 617) 
between the common cathode and ground electrodes. All the 
measurements have been performed in the air at room 
temperature.  
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Fig. 8.  (a) Measured current and luminous flux and (b) 
luminance of 200 dpi AM-PLED. 
Fig. 8 shows the current and luminous flux versus data voltage 
characteristics. The initial light emission is observed when VDATA 
is about 4~5 V. We can consider this data voltage as a turn-on 
data voltage that is closely related to the green PLED turn-on 
voltage, and the VDS of the switching TFT and the VGS of the 
driving TFT during selection time. We obtained up to 2 × 10-2 
lumen at VDATA = 30 V. The display luminance was estimated 
from the optical flux, assuming that the AM-PLED has 
Lambertian emission (the luminance is constant over the whole 
considered angular domain), which was experimentally verified 
[20]. The total display area of 1.27 cm×1.27 cm=1.62×10-4 m2 
results in the display luminance:  
( )4106.1 -´´F= pdisplayL . 
However, we also need to consider the actual light-emitting area 
to calculate the effective luminance of the light-emitting areas 
(Lemission), which can be expressed as Aemission = (total # of pixels) 
× (yield of emitting pixels) × (PLED area in each pixel). For our 
200 dpi AM-PLED, this area is Aemission = 4.74×10-5 m2, where the 
yield of emitted pixels (~ 65%) was estimated from Fig. 6. The 
evolution of the luminances with the data voltage is shown in Fig. 
8b. The estimated luminance values (Ldisplay and Lemission) at 
maximum luminous flux for our display are about 50 and 120 
cd/m2, respectively. 
3. Conclusion 
We fabricated and evaluated a small size 200 dpi 3-a-Si:H 
TFTs voltage-driven AM-PLED. We have demonstrated 
experimentally that the output current level in our 3-a-Si:H TFTs 
pixel electrode circuit is sufficient for AM-PLED. The brightness 
of the green light-emitting AM-PLED increases almost linearly up 
to 50 cd/m2 with VDATA ranging from 0 to 30 V.  
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